Home / events / seminars & conferences / Keithley Web Seminars / Understanding Advanced Reliability

UPCOMING EVENTS

2010 IEEE IRPS
Anaheim, California USA
May 2-6, 2010
Show Website

LED Tech Korea 2010 & Optical Expo 2010
Seoul, Korea
May 12-14, 2010
Show Website

NSLS Users’ Meeting
Brookhaven National Laboratory
Upton, NY
May 24-26, 2010
Show Website

2010 IEEE Photovoltaic Specialists Conference
Honolulu, Hawaii
June 21-24, 2010
Show Website

UGIM 2010 Symposium
Purdue University
West Lafayette, IN
June 28-July 1, 2010
Show Website

2010 Intersolar North America
San Franciso, CA
July 13-15, 2010
Show Website

MATELEC
Madrid, Spain
October 26-29, 2010
Show Website

OFFERS
 

Understanding Advanced Reliability

Document Actions

 

Understanding Advanced Reliability Testing

 

Click here to register!

High-κ metal gate (HKMG) technology has highlighted the need to incorporate high-speed source/measurement testing into the physical and statistical modeling of intrinsic failure mechanisms that display time resolved phenomenon. Past reliability modeling test tools relied primarily on relatively slow DC semiconductor parametric analyzers and manual probing solutions. Today, failure mechanisms such as bias temperature instability (N-BTI and P-BTI) require high speed source and measure capability, such as pulse I/V, to resolve fast recovery affects. Also, the complexities of progressive breakdown in HKMG stacks require special techniques to induce arrested breakdown and capture fast transient events leading to hard breakdown. For the first time, the necessary capabilities are brought together in an integrate fully-automatic wafer prober control and test system architecture suitable for exploring advanced reliability measurements and correlating pulse techniques to more economic DC techniques while providing large statistical data sets.


Who should attend?

  • Those interested in leading edge scaled CMOS reliability challenges
  • Semiconductor Reliability Assurance managers and engineers
  • Advanced technology and process development engineers using newly introduced gate stack materials

What you will learn:

  • Review of BTI measurement techniques including on-the-fly
  • Explanation of a pulse I-V BTI measurements techniques including the "Inverse Pulse I-V" technique introduced by Keithley at IRPS 2007
  • Review of HKMG progressive breakdown characteristics
  • Explanation of arrested breakdown effect and associated testing methodologies
  • Examination of the need to build both physical and statistical models new reliability phenomenon
  • Introduction of architectures optimized for advanced reliability testing

About the Author:
Paul Meyer is a product marketer in the Semi Labs group at Keithley Instruments, Inc. in Cleveland. Previous experience includes production management, equipment development, and application engineering in the semiconductor industry. He earned his BSE degree from Missouri Institute of Technology. Mr. Meyer can be reached at 440-498-2773 or at pmeyer@keithley.com.

Click here to register!